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1. Abstract:
In our senior design project, we designed an inverter to be used in a fuel cell power
automobile. The inverter that we are designing is intended to provide a constant sinusoidal voltage
of roughly 21OVto the motor of a fuel cell vehicle. We will design the inverter in such as way as
to control the speed of the motor, control the voltage produced, maintain a constant current, and
vary the frequency in the circuit. To do this we have added several parts to our circuit.
The inverter we have designed is composed of several different parts. We have an IGBT
module to control the motor and a gate driver to control the switching of the IGBT module. We
have also designed a controller circuit to provide the gate driver with the proper sequence of
inputs. This sequence determines which transistors in the IGBT module will turn on and at what
time. We have also modified a PWM chip so as to keep the average voltage of the circuit low.
This in turn keeps the current throughout the entire circuit at a constant level. The final component
is a veo chip. We have engineered this chip in such a way that we can have a variable speed
motor.
All parts of this circuit have combined to form a successful inverter. We are able to control
all parts of the motor that we had intended to do. More importantly we have been able to do so
with component, voltage, and current values that are very reasonable. We limit losses and power
consumption, while maximizing efficiency. Finally, we were able to control each portion of the
circuit successfully, all while using just one single input.
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3. OBJECTIVES AND INTRODUCTION
3.1 Purpose
The purpose of this project is to design, simulate, and construct an inverter that can be used in a
fuel cell powered automobile. This inverter will use a 60Hz six-step input and will be designed to
power an electric motor.
3.2 Goals
We have the following goals for the project.
1. Design the many components necessary for the inverter.
2. Simulate each part separately to ensure that each functions properly.
3. Construct and test the circuit.
4. Create a working inverter.
5. Record our progress, design methods, and conclusions of out project.
The automobile industry is in a constant state of change. Each company competes with one
another to develop the latest improvements and innovations to current designs, as well as to invent
original ideas. One popular and necessary innovation is to replace the gasoline powered
combustion engine. Current corporations are developing hybrid engines to conserve gasoline in
city traffic. While this is an improvement, it is not a solution. One possible solution would be to
develop a car powered by electricity only, such as a fuel cell powered automobile. A general
schematic for a fuel cell powered automobile is shown in figure 3.1.1.
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Figure 3.2.1) Basis structure of fuel cell system
The fuel cell powered automobile has many advantages over the internal combustion engine
including higher efficiency and the use of a renewable resource. It is obvious that we could not
design an entire fuel cell powered vehicle in a short period, so we focused on developing the
inverter that would actually power the motor of the automobile. Inverters are used in fuel cell
powered vehicles to convert a high DC voltage into a constant sinusoidal voltage that in turn will
drive the motor. The inverter we have designed can be used in a fuel cell powered vehicle, but it
can also be used generically to power an electric/induction motor. We have designed and
developed several parts necessary for a successful inverter in our project.





























Figure 3.2.2) IGBT package
The figure above shows the layout of the IGBT package that is used to power the motor. The
package is supplied with a 300V bus and each IGBT is controlled at the gates, labeled QI through
Q6. Each IGBT must switch on and off in a particular order to provide a smooth output to the
motor. We decided to use a 60 Hz six-step input to develop our inverter. There were several
different components needed to implement this system. The IGBT package must switch in a
certain order, so our circuit had to be designed accordingly.
4. DOCUMENTATION
4.1 Design Method
The IGBT package will be controlled by a six step input signal. We must find a way to control the
signal that will turn the transistors of the IGBT package on and off. The circuit we have designed
has a way to control the voltage and frequency used at any given time. This will be shown to be
very important, and each portion of the circuit will be discussed in detail throughout this report.












Figure 4.1.1) Block diagram of the inverter design
The block diagram shows that we use only one input signal to drive the entire circuit. The input
signal flows into the PWM and the veo so it can be controlled in the proper manner. The signal
then goes through a counter, which is made up of a series of flip-flops that break the signal into
three separate signals. Each of these signals is ANDED with the output of the PWM. Each of the
three new signals goes through a simple logic circuit. This circuit serves as a sort of filter to
prevent each new signal from directly flowing through the gate driver. The logic circuit outputs
six signals that will serve as a six-step input to the gate driver and finally the IGBT package.
Each portion of the overall circuit serves an important and necessary purpose. We broke the
circuit into sections, and designed and simulated each separately. By doing this, we are able to
make sure that each section functions properly and we are able to asses each section appropriately.
4.2 Control Voltage (Vc)
The control voltage in this circuit is something that is a little tricky to define. The inverter is
obviously a part of a much larger machine. The control voltage will be a combination of outputs
of several other operating parts. For the purpose of this project, the Vc can be though of as the
result of pushing the gas pedal of a car. As the gas pedal is pushed harder, the resulting Vc
becomes larger in magnitude. If someone were to "let up" on the gas, the resulting Vc would be
smaller. This metaphor serves as a way to show that the increase in Vc corresponds to a faster
moving motor. Also, a lower Vc corresponds to a slower moving motor.
This Vc serves as a way to control the circuit we have designed. It is obviously a single input;
however, we end up transforming this single input into six outputs. The Vc will be initially split
into the inputs of both the PWM and VCO. The varying speed will allow us to have a control over
the both the frequency and the total voltage produced by the circuit.
4.3 Pulse Width Modulation (PWM)
The pulse width modulator in the block diagram is a TL494CN chip. The output of this chip is a
signal with constant frequency and a varying duty cycle. The PWM will create a signal that will
then be ANDED with the output signal of the counter. The frequency of the PWM will be high
when compared to the 60Hz six-step input. The frequency of the PWM will remain at a constantly
high value, but the duty cycle of the waveform can differ as it may become necessary. This
differing waveform could increase or decrease the average voltage of the waveform.
The reason we want to be able to do this is to create a safe circuit. This circuit operates much like
an induction motor, so with a reduction if frequency comes a reduction in resistance. This is why
we would want to be able to lower the average voltage of the signal. If we did not make any
modifications to the voltage then we would risk having a much greater current spike. With a lower




















Figure 4.3.1) Schematic ofPWM
4.4 Voltage Controlled Oscillator (VCO)
The chip we used for the VCO is a MC14046B. The VCO is opposite to the PWM in that the
VCO will have a varying frequency and a constant duty cycle. The duty cycle will always remain
at 50%. The VCO is designed so that the output frequency will change with a change in input
voltage. As the input voltage increases, the output frequency increases.
This frequency is what will eventually control the rate at which each IGBT switches. Each IGBT
will then influence the way the motor operates. The reason we would like to control the frequency
is ultimately to control the speed of the motor. With the VCO, the motor will be able to vary in
speed. If we did not include this part of the circuit, then we would only be able to power a motor
at a single speed. It would not take much insight to realize that this is not very useful. The higher
the frequency, the faster the motor will run, and vice versa.
PCAm 14
Figure 4.4.1) Block diagram ofVCO
4.5 Controller

















Figure 4.5.1) State diagram of the controller
The six step input switches in the way shown in the state diagram above. The state diagram shows
that our input signal is made up of a three-signal square wave that would supply a proper voltage
to each IGBT gate in this order: 4, 6, 2, 3, 1, and 5. We developed a circuit that will present an
output in exactly this order. We developed a counter circuit similar to a Moore Model that uses
several J-K Flip Flops and logic gates to give us the necessary output. The figure below shows the







Figure 4.5.2) Controller schematic
This circuit could cause one problem that we had to account for. We use only six steps and a three
bit binary number allows for eight steps. The DSTIM in the schematic is there for just this reason.
The circuit could theoretically have III or 000 on the output, so we included the DSTIM to reset
the values so that the state 100 would be the next state if the output. The next figure shows a state
table for the output of the circuit.
Present State Next State T Flip Flop Input
A B C A B C TA TB TC
0 0 0 1 0 0 1 0 0
0 0 1 1 0 1 1 0 0
0 1 0 0 1 1 0 0 1
0 1 1 0 0 1 0 1 0
1 0 0 1 1 0 0 1 0
1 0 1 1 0 0 0 0 1
1 1 0 0 1 0 1 0 0
1 1 1 1 0 0 0 1 1
TA = A'B' + ABC'
A~C 00 01 11 10
0 1 1 0 0
1 0 0 0 1
TB =BC +ABC'
A~ 00 01 11 10
0 0 0 1 0
1 1 0 1 0
TC = AC + A'BC'
~ 00 01 11 10
0 0 0 0 1
1 0 1 1 0
Figure 4.5.3) State table values
4.5.2 Controller Simulation
The simulation of the Counter Circuit provides the following output.
Output
VAA:Q 0 1 1 0 0 0 1
VBA:Q 0 0 1 1 1 0 0
VCA:Q 0 0 0 0 1 1 1
Figure 4.5.4) Simulation results
Figure 4.5.5) The output of the controller design
The output analysis of the above circuit shows that we do indeed get the proper switching
necessary. The output follows the state diagram setup that we were aiming for and will in turn be
able to successfully operate the inverter.
4.6 Logic Circuit
We did not want to feed the signal to the gate driver itself, so we designed a simple logic circuit to
filter the signal. This new filtered signal will power the IR2130 driver. The circuit is shown
below.
Figure 4.6.1) Logic Circuit
This logic circuit has three inputs, A, B, and C, and six outputs, HighlNI, 2, and 3, and LowlNl, 2,
and 3. Signal A is split into two signals. One signal is inverted and becomes LowlNl, this signal
is then inverted again and becomes HighlNl. Essentially, signal A is the same thing as HighlNl,
but again, we wanted to filter the signal so as to not send it directly to the gate driver. Signals B
and C go through the exact same process and become HighIN2 and 3, and LowIN2 and 3
respectively. These new signals can then be used by the gate driver.
4.7 Gate Driver:
The gate driver we use in our project is an IR2130 chip that has six outputs for our six IGBT gates.
The purpose of this driver is to take each input, which will be approximately 5V, and output
between 1O-15V. The gate on each IGBT has to have a voltage that is high enough to switch the
IGBT on, and also to switch the IGBT on quickly. This 1O-15Vis enough to ensure that the
switching will occur as we desire. We began modeling the driver in order to ensure that we could
get a proper output for the IGBT package.
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Figure 4.7.1) Single Signal Gate Driver
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We modeled the gate driver by considering each signal separately. This made it easier to adjust
and values we might need and made it much easier to examine the circuit and possible
improvements with ease.
4.7.1 Simulation
The simulation shows that we get a proper square wave output at the desired voltage levels. The
V(V_Low) in the analysis shows that we have a proper voltage of about 15V.
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Figure 4.7.2) Gate Driver Output
Figure 4.7.3) Gate Driver Current Output




Figure 4.7.4) Gate Driver and IGBT Connections
5. Results:
After designing each portion of our total circuit individually, we began to build and simulate each
section. We conducted out simulations separately so that we would be able to ensure each
component worked correctly. Only after we made any necessary adjustments did we begin to
assemble separate components together to form the final circuit.
5.1 Controller:
The simulation of the controller began with the testing of the logic circuit. The logic circuit itself
was a relatively easy portion of the circuit to build. It requires no outside components to be
introduced to the chip and therefore, it took little time to perfect. In essence, the logic circuit is
providing six inputs to the gate driver from the three inputs that is the controller provided. The
results show that the logic circuit does in fact function properly.
Next, we assembled the controller itself. This was a long process as there are many different
components involved. In this case, we are using a single input and creating a six-step waveform
for the remainder of the circuit. The outputs of each JK flip-flop are fed back into the circuit as
inputs. This allowed is to get the proper state diagram. The schematic shows that the waveforms
flow in a 4,6,2,3, 1,5 order. One thing that was also of concern was maintaining a proper
voltage during the high and low points of the wave. At one point we were unable to get a proper
high voltage for waveform B. However, we were able to rectify this problem and get the entire
controller to function on nothing more than a clock input.
2 s.oov 3 sv 4 sv ~O.OOs 20.0;/ f1 STOP
Freq(4)=111.1 H2
Figure 5.1.2) Controller Waveform
5.2 Pulse Width Modulator
The PWM was one of the more tricky things to design. We needed to get the waveform to mimic
that of a larger square-wave, and also we had to do so with a reasonable input voltage. The PWM
as we designed it have extremes of OV and 2.5V. At OV, the PWM produces what appear to be
only spikes at different portions of the wave. This would be in a case where the frequency of the
motor was so low that the resistance dropped to an unusually low level. In order to maintain a
constant current, the average voltage produced by the PWM would also have to be very low. The
relation of the current to the frequency in this case is quite simple. The motor we are using is an
induction machine. Therefore, the impedance is of the form Z = j * 2pi * f * L. It is obvious that
the frequency has a direct impact on the impedance of the induction machine. This is why a low
frequency would have to produce a low voltage in order to maintain a proper current relationship.
The PWM operates up to the other extreme with a 2.5V signal. It is at this point that the PWM
signal most represents the original signal of the controller. The average voltage of this signal is
clearly higher than with input voltages less than 2.5V. We first took assembled our circuit for a
single channel only. We wanted to do things as simply as possible to ensure that all three
waveforms would be correct.
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Figure 5.2.1 Single Channel Output at 10Hz
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Figure 5.2.2 Single Channel Output at 85Hz
The frequency in these two graphs is directly related to the voltage applied to the PWM. The 10Hz
signal corresponds to a OV input and the 85Hz signal corresponds to a 2.2V input. It is clear to see
from the waveforms that the PWM is functioning properly. The duty cycle of the PWM is varying
to lower or raise the average voltage. Again, this continually adjusting average voltage is
necessary to maintain a constant current in an induction machine. In this case, the motor we are
working with is an inductive motor. The impedance lowers with a lower frequency, so we must
lower our average voltage to compensate for this. The following formula shows that the
impedance is directly affected by the frequency: Z = j * 2pi * f * L
5.3 Voltage controlled Oscillator
The veo was most difficult to engineer because it was the last component we focused on. The
meant that it had to conform to the constraints of every other part of the circuit, unless of course
we were to redesign the other components to conform to the needs of the yeo. The most difficult
aspect of this design was getting it to operate in the range of the standards of the PWM. This of
course was from 0 - 2.5V. We wanted the veo to produce a proper frequency for a given voltage
input. In this case, we decided to have roughly 10Hz as an output for a OV input and about a
100Hz output for a 2.5V input. In a sense, this design was a bit of trial and error. We were
constantly adjusting our circuit until we were close enough to both constraints.
One problem we had when first designing the veo was that we would have a leveled output
frequency of about 10Hz for inputs from OV- 1.3V. We needed to remove this beginning level.
This was done by implementing a voltage divider and an Op Amp. We used the voltage divider to
cut the input voltage to the yeo. We used this new voltage as the input of a summing-inverting
Op Amp. The Op Amp was used to add 1.25V to the input voltage. Again, this input voltage was
half that of the PWM. This summing-inverting Op Amp changed the polarity of the voltage signal
to negative. Therefore, we sent it through another inverting Op Amp to switch it back to a positive
voltage.
After doing this, we were able to keep the veo operations within the realm of the PWM. Also,






Freq at 2.5V: llOH
5.4 Pre-Gate Driver Waveforms
After we had designed and tested each component separately. We connected them in the proper
way. We had designed a circuit to keep a six-step output that was separated by 120 degrees. Our
circuit was also able to adjust its average voltage based on the input signal and frequency. The
frequency control also allowed us to have a motor that could vary in speed. The following output
waveforms are taken after the yeO, PWM, and controller devices.
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Figure 5.4.1 Output at OVinput
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Figure 5.4.2 Output at IV Input
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Figure 5.4.3 Output at 2V Input
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Figure 5.4.4 Output at 2.2V input
Each waveform shows the different characteristics for a different Vc input voltage. The Vc, as
mentioned earlier, acts as the gas pedal to the circuit. Our circuit operates as intended for inputs of
just 0 - 2.2V. This means we will not need a large signal to drive our circuit.
The graphs also show that our range ofVc has given us the desired range of frequencies. We
wanted to have a frequency range of about 10- 110Hz. Our circuit has produced a range of 10.6
- 111.1 Hz. The duty cycle of the waveform is also changing properly because of the PWM. With
a smaller Vc input, we have a smaller average voltage. With the maximum Vc input, we have a
maximum average voltage. Again, this is because our duty cycle increases or decreases with an
increase or decrease in Vc.
5.5 IR2130 Driver and IGBT Module
We constructed the final portion of the circuit on a smaller scale. We did not have a fuel cell
automobile to directly implement the inverter, but we did want to make sure that the IGBT module




We took four final output captures of our overall circuit to demonstrate the changes that take place
with the differing input Vc.
Vc=.5V
1 1.00V 2 1.00V 3 1V 4 5V .0.005 :f2 STOP
Figure 5.5.1 Final Output at .5V Input
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Figure 5.5.2 Final Output at IV Input
Vc= 1.5V
1 t.OOY 2 t ooy 3 ty 4 Sy .-0.005 SO.O~/ f2 STOP
.: I : : I :: :
·········i:······'·········i·········i········-t········i·········:···· : .. .
Figure 5.5.3 Final Output at 1.5V Input
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Figure 5.5.4 Final Output at 2V Input
After we had designed our inverter, we wanted to ensure that it would function properly when
assembled with an IGBT module. The module that will be used for the fuel cell powered
automobile runs off of a 300V bus. This particular module runs off of a 20V bus. We did this
both to ensure that the inverter would function properly, and also to ensure that it could be safely
assembled with the real 300V bus IGBT module. As it is now, it was not possible to put the
inverter in a fuel cell powered automobile because all of the parts are not ready for use. For
example, the 300 volts is created by a converter which has yet to be implemented.
We can tell by our four captures that our inverter does in fact work properly. There are three main
things we wanted to see in our graphs. We wanted to make sure that the proper state relation of the
controller was maintained. Again, that would be 100, 110,010,011,001, 101. We can see this
best with the lower input voltages, but it is clear that the relationship is maintained. We then
wanted to ensure that each waveform was separated by 120 degrees. We are driving a three-phase
motor, so this relationship is essential. As expected, the 120 degree separation remained constant
regardless of a change in frequency or input voltage. Finally, we wanted to know that each IGBT
was switching properly. We can tell that this is the case because the voltage levels at the output
rise and fall appropriately. Proper switching ensures that our six-step input functions correctly.
6. Conclusion:
The project we designed was much more complex and difficult than we had originally
thought. We designed the project is a backward sort of way. We knew the result we wanted to
attain but we somewhat unsure of what was necessary to get there. We knew that we needed to
eventually provide a constant, sinusoidal, 210V rms voltage to a motor. We soon discovered that
we would need an IGBT package to provide the sinusoidal voltage and a gate driver to control the
IGBT package. The gate driver required six inputs, so we designed a NAND gate circuit to
provide the six inputs from three.
We then realized we were going to need to create a six-step input to power the entire
circuit. To do this we designed a controller to produce the proper output in the proper order. It
was here where we were able to reduce the input of the circuit to a single input. The clock input of
every JK flip-flop was tied together so they all operated in synch and with a single input.
At this point we realized that the circuit had several problems still. The biggest was quite
obvious. With any input, we would not be able to control the speed of the motor. Even if we
manually changed the frequency of the clock so we could have a multi-speed motor, we would still
have a problem. The current across the induction motor would fluctuate dangerously and we
would have no control over it whatsoever. This, coupled with the simple fact that a manually
controlled motor is extremely inefficient and impractical, meant we still had a lot of work to do.
It was here that we realized we would need a veo and PWM to fix these problems. We
designed the PWM in order to get a handle on the current issue. After we designed this, we were
able to keep the current at a constant value. In addition, with a decrease in the average voltage,
and a constant current, we were able to keep the power consumption down and efficiency at a
maximum. The veo was designed last and took the most time. With this addition, we were able
to have a very necessary multi-speed motor.
The overall design was successful. We designed each component successfully and were
able to simulate each as well. We were also able to drive the circuit with a single input. The cost
of the circuit was kept very low as well. The inverter circuitry itself was very inexpensive. The
only component that added any relate cost was the IGBT package which is priced at around
$300.00.
As far as design flaws are concerned, we were able to keep most to minimum as well. As
in all designs, there may be improvements and we ran into some obstacles. Most were simple
problems that were easily fixed. Some trivial things that could be changed right now are the
assembly of the controller and logic circuit. We assembled these on a bread board which may not
be the most optimal method. We used a substantial amount of wire which could lead to some
increase in overall resistance and could cause a drop in voltage in the circuit where we may not
want one. In addition, this much wire used in a circuit makes for an aesthetically unpleasing
circuit. This can be easily rectified by soldering the components together and using less wire.
Again, this problem is very trivial and poses no real problem to the circuit.
One of the bigger concerns we have is with the veo design itself. Our range of
frequencies can be adjusted as desired, so this is not of much concern. However, the veo is not a
linear device, so this can cause some problems. This simply means that there is no constant
increment is frequency with a constant increment in voltage. So, as the Vc or "gas pedal" is
increased, the speed of the motor increases in an undesirable way. One would expect the speed of
the motor to increase gradually with a gradual increase in Vc. However, the very nature of the
veo does not allow for this. Instead, the motor will become slightly more sensitive to voltage as
it increases, and the motor will tum faster at higher input voltages. We did correct for this problem
as much as we possibly could with the inclusion of two Op Amp circuits. This helped maintain a
relatively linear relationship. It is not absolutely perfect, but it is many times better than the circuit
without these Op Amps.
Even with this concern, there is not much that can be done because of the nature of the
yeo. There is a completely drastic alternative to our method. It is possible to deign this circuit
digitally with the use of an FPGA. However, the nature of this project required that we refrain
from using such a system because it has been done in that way previously. We chose instead to
use a different method, and have to physically design each component.
The project as a whole was very successful and demanding. We were forced not only to
refer to multiple areas of electrical engineering, but also to step outside of what we were familiar
with and really understand exactly what we needed to do. We were forced to learn power
electronics with the use of the induction motor and FPGA module. We had to refer to what we had
learned about communication and control systems to fully understand to design of the yeo. We
had to reference digital circuitry and logic with the design of the controller. The design of the
PWM was something foreign to all of us, so we had to step outside of our comfort zone to tackle
that task.
Putting all of the pieces together was also a task in itself. We broke the project up into
pieces, perfecting each as we went along. We discovered problems, alternatives, and solutions as
we progressed. When it was all said and done, we were able to take all of what we had learned and
designed, and combine it into one single idea. We created an innovative design that can have an
impact. Not only is this design an innovation in the field of electrical engineering, but also in the
very important field of alternative fuel sources. We were able to contribute a part that can be used
in many ways, but most importantly, it can be implemented in a fuel cell automobile. The
importance of alternative fuel sources is obvious. The world is tuming away from the internal
combustion engine, and we are proud to know that we were able to make a contribution to this
effort.
